

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(use as many sheets as necessary)</i>		Application Number	10716,596
		Filing Date	November 20, 2003
		First Named Inventor	Michael Farnwald
		Art Unit	2111
		Examiner Name	Glenn Allen Auve
Sheet	5 of 18	Attorney Doctol Number	57941.000063

U.S. PATENT DOCUMENTS

Examiner Initials	Cite No.	DOCUMENT NUMBER Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
GA	93.	US- 4,933,835	06-12-1990	Sachs, et al.	
	94.	US- 4,937,733	06-26-1990	Gillett, Jr., et al.	
	95.	US- 4,939,510	07-03-1990	Masheff, et al.	
	96.	US- 4,940,909	07-10-1990	Mulder, et al.	
	97.	US- 4,945,471	07-31-1990	Neches	
	98.	US- 4,945,516	07-31-1990	Kashiyama	
	99.	US- 4,947,484	08-07-1990	Twitty, et al.	
	100.	US- 4,949,301	08-14-1990	Joshi, et al.	
	101.	US- 4,954,992	09-04-1990	Kumanoya, et al.	
	102.	US- 4,965,792	10-23-1990	Yano	
	103.	US- 4,975,763	12-04-1990	Baudouin, et al.	
	104.	US- 4,982,400	01-01-1991	Ebersole	
	105.	US- 4,998,069	03-05-1991	Nguyen, et al.	
	106.	US- 5,009,481	04-23-1991	Kinoshita, et al.	
	107.	US- 5,012,408	04-30-1991	Conroy	
	108.	US- 5,023,488	06-11-1991	Gunning	
	109.	US- 5,034,964	07-23-1991	Khan, et al.	
	110.	US- 5,038,317	08-06-1991	Callan, et al.	
	111.	US- 5,038,320	08-06-1991	Heath, et al.	
	112.	US- 5,056,060	10-08-1991	Fitch, et al.	
	113.	US- 5,063,561 ⁴	11-05-1991	Crandall, et al.	
	114.	US- 5,077,693	12-31-1991	Hardee, et al.	
GA	115.	US- 4,941,128	07-10-1990	Wada, et al.	

EXAMINER SIGNATURE /Glenn Auve/

DATE CONSIDERED 11/01/2006

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

OTPE
FEB 06 2004
PATENT & TRADEMARK OFFICE

14 of 19

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	PATENT DOCKET NO. 57941.000063	SERIAL NUMBER 10716,596
	APPLICANT(S) MICHAEL FARMWALD ET AL.	
	FILING DATE November 20, 2003	GROUP ART UNIT Unassigned 211

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
GA	220.	5,099,481	08/24/92	Miller			
↓	221.	5,016,226	05/14/91	Hiwada, et. al			
↓	222.	5,023,835	06/11/91	Akimoto, et. al			
↓	223.	5,036,495	07/30/91	Busch, et. al			
↓	224.	5,111,486	05/05/92	Oliboni, et. al			
GA	225.	5,123,100	06/16/92	Hisada, et. al			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YEAR
GA	226.	WO 89/12936	12/28/89	PCT			
GA	227.	JP 62-51509	03/06/87	Japan			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

GA	228.	Svensson, Christer, "High Speed CMOS Chip to Chip Communications Circuit," IEEE International Symposium on Circuits and Systems, pp. 2228-2231 (Jun. 1991)
↓	229.	Wakayama, Myles, "A 30-MHz Low-Jitter High-Linearity CMOS Voltage-Controlled Oscillator," IEEE Journal of Solid-State Circuits, Vol. SC-22, No. 6, pp. 1074-1081 (Dec. 1987)
↓	230.	Iqbal, Mohammad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores," Electronic Design, pp. 93-96 (August 25, 1988)
↓	231.	Schnaitter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip," IEEE Journal of Solid-State Circuits, vol. SC-21, no. 5, pp. 720-726 (Oct. 1986)
↓	232.	Whiteside, Frank, "A Dual-Port 65ns 64Kx4 DRAM with a 50MHz Serial Output," IEEE International Solid-State Circuits Conference Digest (Feb. 1986)
↓	233.	Wu, Jich-Tsorn, "A 100-MHz Pipelined CMOS Comparator," IEEE Journal of Solid-State Circuits, Vol. 23, No. 6, pp. 1379-1385 (Dec. 1988)
↓	234.	Motorola MC88200 Cache/Memory Management Unit User's Manual, Motorola Inc. 1989
GA	235.	B. Ramakrishna et al., "The Cydra 5 Departmental Supercomputer Design Philosophies, Decisions, and Trade-offs" Computer IEEE, Jan 1989 pp. 12-35

EXAMINER /Glenn Auve/	DATE CONSIDERED 06/20/2006
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	



9 of 19

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. 57941.000063	SERIAL NUMBER 10/716,596
	APPLICANT(S) MICHAEL FARMWALD ET AL.	
	FILING DATE November 20, 2003	GROUP ART UNIT Unassigned 210

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
GA	134.	4,633,735	05/05/87	Novak, et. al			
	135.	5,684,753	11/04/97	Hashimoto, et al			
	136.	4,322,635	03/30/81	Redwine			
	137.	4,916,670	04/10/90	Suzuki et al.			
	138.	5,006,982	04/09/91	Ebersole et al.			
	139.	4,636,986	01/13/87	Pinkham			
	140.	4,979,145	12/18/90	Remington et al.			
	141.	5,276,846	01/04/94	Aichelmann Jr., et. al			
	142.	4,761,567	Aug. 2, 1988	Walters, Jr. et al.			
GA	143.	5,101,117	Mar. 31, 1992	Johnson et al.			

4,663,735

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

GA	144.	Ikeda, Hiroaki et al., "100 MHz Serial Access Architecture for 4MB Field Memory," Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
	145.	Takasugi, A. et al., "A DATA TRANSFER ARCHITECTURE FOR FAST MULTI-BIT SERIAL ACCESS MODE DRAM", 11TH European Solid State Circuits Conference, Toulouse France pp. 161-165 (Sep. 1985)
	146.	Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct. 1988)
	147.	Graham, Andy et al., "Pipelined static RAM endows cache memories with 1-ns speed", Electronic Design pp. 157-170 (Dec. 1984)
	148.	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," IEEE International Solid-State Circuits Conference, (Feb. 1976)
	149.	Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984)
GA	150.	Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39 (Feb. 1985)

EXAMINER /Glenn Auve/	DATE CONSIDERED 06/20/2006
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	

FEB 06 2004

5 of 19

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. 57941.000063	SERIAL NUMBER 10/716,596
	APPLICANT(S) MICHAEL FARMWALD ET AL.	
	FILING DATE November 20, 2003	GROUP ART UNIT Unassigned


U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
GA	64.	5,120,833	04/27/93	Lee			
	65.	4,953,128	08/28/90	Kawai et al.			
	66.	5,140,688	08/18/92	White et al.			
	67.	5,018,111	05/21/91	Madland			
	68.	4,845,664	07/04/89	Aichelmann, Jr. et al.			
GA	69.	4,734,880	03/29/88	Collins			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

GA	70.	D.T. Wong et. al., "An 11-ns 8Kx18 CMOS Static RAM with 0.5- μ m Devices", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1095-1103 (Oct. 1988)
	71.	T. Williams et. al., "An Experimental 1-Mbit CMOS SRAM with Configurable Organization and Operation", IEEE Journal of Solid State Circuits, vol. 23 No. 5, pp. 1085-1094 (Oct. 1988)
	72.	D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87)
	73.	F. Miller et. al., "HIGH FREQUENCY SYSTEM OPERATION USING SYNCHRONOUS SRAMS", Midcon/87 Conference Record, pp. 430-432 Chicago, IL, USA; 15-17 Sept. 1987
	74.	K. Ohta, "A 1-Mbit DRAM with 33-MHz Serial I/O Ports", IEEE Journal of Solid State Circuits, vol. 21 No. 5, pp. 649-654 (Oct. 1986)
	75.	K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990)
	76.	F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989)
	77.	M. Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference
	78.	D. Wendell et. al. "A 3.5ns, 2Kx9 Self Timed SRAM", 1990 IEEE Symposium on VLSI Circuits (Feb 1990)
	79.	S. Watanabe et. al., "AN Experimental 16-Mbit CMOS DRAM Chip with a 100-MHz Serial READ/WRITE Mode", IEEE Journal of Solid State Circuits, vol. 24 No. 3, pp. 763-770 (June 1982)
	80.	K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989)
	81.	H. L. Kalter et al. "A 50-ns 16Mb DRAM with a 10-ns Data Rate and On-Chip ECC" IEEE Journal of Solid State Circuits, vol. 25 No. 5, pp. 1118-1128 (Oct 1990)
GA	82.	J. Sonntag et al. "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", IEEE International Solid State Circuits Conference (ISSCC) February 16, 1990

EXAMINER /Glenn Auve/	DATE CONSIDERED 06/20/2006
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	



1 of 19

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	ATTY. DOCKET NO. 57941.000063	SERIAL NUMBER 10/716,596
	APPLICANT(S) MICHAEL FARMWALD ET AL.	
	FILING DATE November 20, 2003	GROUP ART UNIT Unassigned 2111

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
GA	1.	5,034,964	Jul. 23, 1991	Khan et al.			
GA	2.	4,755,937	July 5, 1989	Glier			
GA	3.	4,875,192	Oct 17, 1989	Matsumoto			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

GA	4.	Hansen et al., "A RISC MICROPROCESSOR WITH INTEGRAL MMU AND CACHE INTERFACE", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 145-148
	5.	Moussouris et al., "A CMOS PROCESSOR WITH INTEGRATED SYSTEMS FUNCTIONS", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 126-130
	6.	"LR2000 High Performance RISC Microprocessor Preliminary" LSI Logic Corp. 1988, pp. 1-15
	7.	"LR2010 Floating Point Accelerator Preliminary" LSI Logic Corp. 1988, pp 1-20
	8.	"High Speed CMOS Databook", Integrated Device Technology Inc. Santa Clara, CA, 1988 pp 9-1 to 9-14
	9.	Riordan T. "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, June 30, 1987, pp 1-83
GA	10.	Moussouris, J. "The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing", Computer Letter, July 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (June 5))

EXAMINER /Glenn Auve/	DATE CONSIDERED 06/20/2006
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.	